� ����8�P(��%ti,omap3430-sdpti,omap3430ti,omap3 +7TI OMAP3430 SDPchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8scpu��cpu�������pmu@54000000arm,cortex-a8-pmuT���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-bus + � pinmux@30 ti,omap3-padconfpinctrl-single08+��  >�pinmux_twl4030_pins[�A��scm_conf@270sysconsimple-busp0+ �p0�pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap�opbias_mmc_omap2430vpbias_mmc_omap2430�w@�-����clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock��h�mcbsp5_fck�ti,composite-clock���mcbsp1_mux_fck@4�ti,composite-mux-clock��� mcbsp1_fck�ti,composite-clock� ��mcbsp2_mux_fck@4�ti,composite-mux-clock� �� mcbsp2_fck�ti,composite-clock� ��mcbsp3_mux_fck@68�ti,composite-mux-clock� h�mcbsp3_fck�ti,composite-clock���mcbsp4_mux_fck@68�ti,composite-mux-clock� �h�mcbsp4_fck�ti,composite-clock���clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+��  >�pinmux_twl4030_vpins [��target-module@480a6000ti,sysc-omap2ti,syscH `DH `HH `L�revsyscsyss� ����ick+ �H ` aes1@0 ti,omap3-aesP�  txrxtarget-module@480c5000ti,sysc-omap2ti,syscH PDH PHH PL�revsyscsyss� ����ick+ �H P aes2@0 ti,omap3-aesP�ABtxrxprm@48306000 ti,omap3-prmH0`@� clocks+virt_16_8m_ck� fixed-clockY�osc_sys_ck@d40� ti,mux-clock� @�sys_ck@1270�ti,divider-clock�� p+� sys_clkout1@d70�ti,gate-clock� p�dpll3_x2_ck�fixed-factor-clock�BMdpll3_m2x2_ck�fixed-factor-clock�BM�dpll4_x2_ck�fixed-factor-clock�BMcorex2_fck�fixed-factor-clock�BM�!wkup_l4_ick�fixed-factor-clock� BM�Pcorex2_d3_fck�fixed-factor-clock�!BM��corex2_d5_fck�fixed-factor-clock�!BM��clockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk� fixed-clockomap_32k_fck� fixed-clock��Bvirt_12m_ck� fixed-clock��virt_13m_ck� fixed-clock�]@�virt_19200000_ck� fixed-clock$��virt_26000000_ck� fixed-clock����virt_38_4m_ck� fixed-clockI��dpll4_ck@d00�ti,omap3-dpll-per-clock�  D 0�dpll4_m2_ck@d48�ti,divider-clock� ? H+�"dpll4_m2x2_mul_ck�fixed-factor-clock�"BM�#dpll4_m2x2_ck@d00�ti,gate-clock�#� W�$omap_96m_alwon_fck�fixed-factor-clock�$BM�+dpll3_ck@d00�ti,omap3-dpll-core-clock�  @ 0�dpll3_m3_ck@1140�ti,divider-clock�� @+�%dpll3_m3x2_mul_ck�fixed-factor-clock�%BM�&dpll3_m3x2_ck@d00�ti,gate-clock�&�  W�'emu_core_alwon_ck�fixed-factor-clock�'BM�dsys_altclk� fixed-clock�0mcbsp_clks� fixed-clock�dpll3_m2_ck@d40�ti,divider-clock��  @+�core_ck�fixed-factor-clock�BM�(dpll1_fck@940�ti,divider-clock�(�  @+�)dpll1_ck@904�ti,omap3-dpll-clock� )  $ @ 4�dpll1_x2_ck�fixed-factor-clock�BM�*dpll1_x2m2_ck@944�ti,divider-clock�*  D+�>cm_96m_fck�fixed-factor-clock�+BM�,omap_96m_fck@d40� ti,mux-clock�, � @�Gdpll4_m3_ck@e40�ti,divider-clock�� @+�-dpll4_m3x2_mul_ck�fixed-factor-clock�-BM�.dpll4_m3x2_ck@d00�ti,gate-clock�.� W�/omap_54m_fck@d40� ti,mux-clock�/0� @�:cm_96m_d2_fck�fixed-factor-clock�,BM�1omap_48m_fck@d40� ti,mux-clock�10� @�2omap_12m_fck�fixed-factor-clock�2BM�Idpll4_m4_ck@e40�ti,divider-clock� @+�3dpll4_m4x2_mul_ck�ti,fixed-factor-clock�3m{��4dpll4_m4x2_ck@d00�ti,gate-clock�4� W���dpll4_m5_ck@f40�ti,divider-clock� ?@+�5dpll4_m5x2_mul_ck�ti,fixed-factor-clock�5m{��6dpll4_m5x2_ck@d00�ti,gate-clock�6� W��ldpll4_m6_ck@1140�ti,divider-clock�� ?@+�7dpll4_m6x2_mul_ck�fixed-factor-clock�7BM�8dpll4_m6x2_ck@d00�ti,gate-clock�8� W�9emu_per_alwon_ck�fixed-factor-clock�9BM�eclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock�(� p�;clkout2_src_mux_ck@d70�ti,composite-mux-clock�( ,: p�<clkout2_src_ck�ti,composite-clock�;<�=sys_clkout2@d70�ti,divider-clock�=� @ p�mpu_ck�fixed-factor-clock�>BM�?arm_fck@924�ti,divider-clock�? $ emu_mpu_alwon_ck�fixed-factor-clock�?BM�fl3_ick@a40�ti,divider-clock�(  @+�@l4_ick@a40�ti,divider-clock�@�  @+�Arm_ick@c40�ti,divider-clock�A�  @+gpt10_gate_fck@a00�ti,composite-gate-clock� �  �Cgpt10_mux_fck@a40�ti,composite-mux-clock�B � @�Dgpt10_fck�ti,composite-clock�CDgpt11_gate_fck@a00�ti,composite-gate-clock� �  �Egpt11_mux_fck@a40�ti,composite-mux-clock�B � @�Fgpt11_fck�ti,composite-clock�EFcore_96m_fck�fixed-factor-clock�GBM�mmchs2_fck@a00�ti,wait-gate-clock� ���mmchs1_fck@a00�ti,wait-gate-clock� ���i2c3_fck@a00�ti,wait-gate-clock� ���i2c2_fck@a00�ti,wait-gate-clock� ���i2c1_fck@a00�ti,wait-gate-clock� ���mcbsp5_gate_fck@a00�ti,composite-gate-clock��  �mcbsp1_gate_fck@a00�ti,composite-gate-clock��  � core_48m_fck�fixed-factor-clock�2BM�Hmcspi4_fck@a00�ti,wait-gate-clock�H ���mcspi3_fck@a00�ti,wait-gate-clock�H ���mcspi2_fck@a00�ti,wait-gate-clock�H ���mcspi1_fck@a00�ti,wait-gate-clock�H ���uart2_fck@a00�ti,wait-gate-clock�H ���uart1_fck@a00�ti,wait-gate-clock�H � ��core_12m_fck�fixed-factor-clock�IBM�Jhdq_fck@a00�ti,wait-gate-clock�J ���core_l3_ick�fixed-factor-clock�@BM�Ksdrc_ick@a10�ti,wait-gate-clock�K ���gpmc_fck�fixed-factor-clock�KBMcore_l4_ick�fixed-factor-clock�ABM�Lmmchs2_ick@a10�ti,omap3-interface-clock�L ���mmchs1_ick@a10�ti,omap3-interface-clock�L ���hdq_ick@a10�ti,omap3-interface-clock�L ���mcspi4_ick@a10�ti,omap3-interface-clock�L ���mcspi3_ick@a10�ti,omap3-interface-clock�L ���mcspi2_ick@a10�ti,omap3-interface-clock�L ���mcspi1_ick@a10�ti,omap3-interface-clock�L ���i2c3_ick@a10�ti,omap3-interface-clock�L ���i2c2_ick@a10�ti,omap3-interface-clock�L ���i2c1_ick@a10�ti,omap3-interface-clock�L ���uart2_ick@a10�ti,omap3-interface-clock�L ���uart1_ick@a10�ti,omap3-interface-clock�L � ��gpt11_ick@a10�ti,omap3-interface-clock�L � ��gpt10_ick@a10�ti,omap3-interface-clock�L � ��mcbsp5_ick@a10�ti,omap3-interface-clock�L � ��mcbsp1_ick@a10�ti,omap3-interface-clock�L � ��omapctrl_ick@a10�ti,omap3-interface-clock�L ���dss_tv_fck@e00�ti,gate-clock�:���dss_96m_fck@e00�ti,gate-clock�G���dss2_alwon_fck@e00�ti,gate-clock� ���dummy_ck� fixed-clockgpt1_gate_fck@c00�ti,composite-gate-clock� � �Mgpt1_mux_fck@c40�ti,composite-mux-clock�B  @�Ngpt1_fck�ti,composite-clock�MN��aes2_ick@a10�ti,omap3-interface-clock�L� �wkup_32k_fck�fixed-factor-clock�BBM�Ogpio1_dbck@c00�ti,gate-clock�O ���sha12_ick@a10�ti,omap3-interface-clock�L ���wdt2_fck@c00�ti,wait-gate-clock�O ���wdt2_ick@c10�ti,omap3-interface-clock�P ���wdt1_ick@c10�ti,omap3-interface-clock�P ���gpio1_ick@c10�ti,omap3-interface-clock�P ���omap_32ksync_ick@c10�ti,omap3-interface-clock�P ���gpt12_ick@c10�ti,omap3-interface-clock�P ���gpt1_ick@c10�ti,omap3-interface-clock�P ���per_96m_fck�fixed-factor-clock�+BM� per_48m_fck�fixed-factor-clock�2BM�Quart3_fck@1000�ti,wait-gate-clock�Q� ��gpt2_gate_fck@1000�ti,composite-gate-clock� ��Rgpt2_mux_fck@1040�ti,composite-mux-clock�B @�Sgpt2_fck�ti,composite-clock�RS��gpt3_gate_fck@1000�ti,composite-gate-clock� ��Tgpt3_mux_fck@1040�ti,composite-mux-clock�B �@�Ugpt3_fck�ti,composite-clock�TUgpt4_gate_fck@1000�ti,composite-gate-clock� ��Vgpt4_mux_fck@1040�ti,composite-mux-clock�B �@�Wgpt4_fck�ti,composite-clock�VWgpt5_gate_fck@1000�ti,composite-gate-clock� ��Xgpt5_mux_fck@1040�ti,composite-mux-clock�B �@�Ygpt5_fck�ti,composite-clock�XYgpt6_gate_fck@1000�ti,composite-gate-clock� ��Zgpt6_mux_fck@1040�ti,composite-mux-clock�B �@�[gpt6_fck�ti,composite-clock�Z[gpt7_gate_fck@1000�ti,composite-gate-clock� ��\gpt7_mux_fck@1040�ti,composite-mux-clock�B �@�]gpt7_fck�ti,composite-clock�\]gpt8_gate_fck@1000�ti,composite-gate-clock� � �^gpt8_mux_fck@1040�ti,composite-mux-clock�B �@�_gpt8_fck�ti,composite-clock�^_gpt9_gate_fck@1000�ti,composite-gate-clock� � �`gpt9_mux_fck@1040�ti,composite-mux-clock�B �@�agpt9_fck�ti,composite-clock�`aper_32k_alwon_fck�fixed-factor-clock�BBM�bgpio6_dbck@1000�ti,gate-clock�b���gpio5_dbck@1000�ti,gate-clock�b���gpio4_dbck@1000�ti,gate-clock�b���gpio3_dbck@1000�ti,gate-clock�b���gpio2_dbck@1000�ti,gate-clock�b� ��wdt3_fck@1000�ti,wait-gate-clock�b� ��per_l4_ick�fixed-factor-clock�ABM�cgpio6_ick@1010�ti,omap3-interface-clock�c���gpio5_ick@1010�ti,omap3-interface-clock�c���gpio4_ick@1010�ti,omap3-interface-clock�c���gpio3_ick@1010�ti,omap3-interface-clock�c���gpio2_ick@1010�ti,omap3-interface-clock�c� ��wdt3_ick@1010�ti,omap3-interface-clock�c� ��uart3_ick@1010�ti,omap3-interface-clock�c� ��uart4_ick@1010�ti,omap3-interface-clock�c���gpt9_ick@1010�ti,omap3-interface-clock�c� ��gpt8_ick@1010�ti,omap3-interface-clock�c� ��gpt7_ick@1010�ti,omap3-interface-clock�c���gpt6_ick@1010�ti,omap3-interface-clock�c���gpt5_ick@1010�ti,omap3-interface-clock�c���gpt4_ick@1010�ti,omap3-interface-clock�c���gpt3_ick@1010�ti,omap3-interface-clock�c���gpt2_ick@1010�ti,omap3-interface-clock�c���mcbsp2_ick@1010�ti,omap3-interface-clock�c���mcbsp3_ick@1010�ti,omap3-interface-clock�c���mcbsp4_ick@1010�ti,omap3-interface-clock�c���mcbsp2_gate_fck@1000�ti,composite-gate-clock��� mcbsp3_gate_fck@1000�ti,composite-gate-clock���mcbsp4_gate_fck@1000�ti,composite-gate-clock���emu_src_mux_ck@1140� ti,mux-clock� def@�gemu_src_ck�ti,clkdm-gate-clock�g�hpclk_fck@1140�ti,divider-clock�h� @+pclkx2_fck@1140�ti,divider-clock�h� @+atclk_fck@1140�ti,divider-clock�h� @+traceclk_src_fck@1140� ti,mux-clock� def�@�itraceclk_fck@1140�ti,divider-clock�i�  @+secure_32k_fck� fixed-clock��jgpt12_fck�fixed-factor-clock�jBM��wdt1_fck�fixed-factor-clock�jBMsecurity_l4_ick2�fixed-factor-clock�ABM�kaes1_ick@a14�ti,omap3-interface-clock�k� �rng_ick@a14�ti,omap3-interface-clock�k ���sha11_ick@a14�ti,omap3-interface-clock�k �des1_ick@a14�ti,omap3-interface-clock�k �cam_mclk@f00�ti,gate-clock�l��cam_ick@f10�!ti,omap3-no-wait-interface-clock�A���csi2_96m_fck@f00�ti,gate-clock����security_l3_ick�fixed-factor-clock�@BM�mpka_ick@a14�ti,omap3-interface-clock�m �icr_ick@a10�ti,omap3-interface-clock�L �des2_ick@a10�ti,omap3-interface-clock�L �mspro_ick@a10�ti,omap3-interface-clock�L �mailboxes_ick@a10�ti,omap3-interface-clock�L �ssi_l4_ick�fixed-factor-clock�ABM�tsr1_fck@c00�ti,wait-gate-clock�  ���sr2_fck@c00�ti,wait-gate-clock�  ���sr_l4_ick�fixed-factor-clock�ABMdpll2_fck@40�ti,divider-clock�(� @+�ndpll2_ck@4�ti,omap3-dpll-clock� n$@4����odpll2_m2_ck@44�ti,divider-clock�o D+�piva2_ck@0�ti,wait-gate-clock�p���modem_fck@a00�ti,omap3-interface-clock�  ���sad2d_ick@a10�ti,omap3-interface-clock�@ ���mad2d_ick@a18�ti,omap3-interface-clock�@ ���mspro_fck@a00�ti,wait-gate-clock� �ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock�!� �qssi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock�!� @$��rssi_ssr_fck_3430es2�ti,composite-clock�qr�sssi_sst_fck_3430es2�fixed-factor-clock�sBM��hsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock�K ���ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock�t ���usim_gate_fck@c00�ti,composite-gate-clock�G�  �sys_d2_ck�fixed-factor-clock� BM�vomap_96m_d2_fck�fixed-factor-clock�GBM�womap_96m_d4_fck�fixed-factor-clock�GBM�xomap_96m_d8_fck�fixed-factor-clock�GBM�yomap_96m_d10_fck�fixed-factor-clock�GBM �zdpll5_m2_d4_ck�fixed-factor-clock�uBM�{dpll5_m2_d8_ck�fixed-factor-clock�uBM�|dpll5_m2_d16_ck�fixed-factor-clock�uBM�}dpll5_m2_d20_ck�fixed-factor-clock�uBM�~usim_mux_fck@c40�ti,composite-mux-clock(� vwxyz{|}~� @+��usim_fck�ti,composite-clock��usim_ick@c10�ti,omap3-interface-clock�P � ��dpll5_ck@d04�ti,omap3-dpll-clock�   $ L 4����dpll5_m2_ck@d50�ti,divider-clock��  P+�usgx_gate_fck@b00�ti,composite-gate-clock�(� ��core_d3_ck�fixed-factor-clock�(BM��core_d4_ck�fixed-factor-clock�(BM��core_d6_ck�fixed-factor-clock�(BM��omap_192m_alwon_fck�fixed-factor-clock�$BM��core_d2_ck�fixed-factor-clock�(BM��sgx_mux_fck@b40�ti,composite-mux-clock ����,���� @��sgx_fck�ti,composite-clock�����sgx_ick@b10�ti,wait-gate-clock�@ ���cpefuse_fck@a08�ti,gate-clock�  ���ts_fck@a08�ti,gate-clock�B ���usbtll_fck@a08�ti,wait-gate-clock�u ���usbtll_ick@a18�ti,omap3-interface-clock�L ���mmchs3_ick@a10�ti,omap3-interface-clock�L ���mmchs3_fck@a00�ti,wait-gate-clock� ���dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock������dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�A���usbhost_120m_fck@1400�ti,gate-clock�u���usbhost_48m_fck@1400�ti,dss-gate-clock�2���usbhost_ick@1410�ti,omap3-dss-interface-clock�A���clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainh���������������������������emu_clkdmti,clockdomain�hdpll4_clkdmti,clockdomain�wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain��������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�od2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����target-module@48320000ti,sysc-omap2ti,syscH2H2 �revsysc��O��fckick+ �H2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intc �H �target-module@48056000ti,sysc-omap2ti,syscH`H`,H`(�revsyscsyss�# � ���K�ick+ �H`dma-controller@0ti,omap3430-sdmati,omap-sdma� � `�gpio@48310000ti,omap3-gpioH1��gpio10@ �gpio@49050000ti,omap3-gpioI��gpio20@ �gpio@49052000ti,omap3-gpioI ��gpio30@ �gpio@49054000ti,omap3-gpioI@� �gpio40@ �gpio@49056000ti,omap3-gpioI`�!�gpio50@ �gpio@49058000ti,omap3-gpioI��"�gpio60@ �serial@4806a000ti,omap3-uartH� LH12txrx�uart1�lserial@4806c000ti,omap3-uartH�LI34txrx�uart2�lserial@49020000ti,omap3-uartILJ56txrx�uart3�li2c@48070000 ti,omap3-i2cH��8txrx+�i2c1'�@twl@48H� ti,twl4030 �`defaultn��rtcti,twl4030-rtc� bciti,twl4030-bci� x��� �vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0���regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5��regulator-vusb1v8ti,twl4030-vusb1v8��regulator-vusb3v1ti,twl4030-vusb3v1��regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@regulator-vsimti,twl4030-vsim�w@�-����gpioti,twl4030-gpio0@ �twl4030-usbti,twl4030-usb� ��������pwmti,twl4030-pwm�pwmledti,twl4030-pwmled�pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad���madcti,twl4030-madc���i2c@48072000 ti,omap3-i2cH ��9txrx+�i2c2i2c@48060000 ti,omap3-i2cH��=txrx+�i2c3mailbox@48094000ti,omap3-mailbox�mailboxH @�!-?dsp Q \spi@48098000ti,omap2-mcspiH ��A+�mcspi1g@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH ��B+�mcspi2g +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH ��[+�mcspi3g tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH ��0+�mcspi4gFGtx0rx01w@480b2000 ti,omap3-1wH �:�hdq1wmmc@4809c000ti,omap3-hsmmcH ��S�mmc1u=>txrx�������mmc@480b4000ti,omap3-hsmmcH @�V�mmc2/0txrx �disabledmmc@480ad000ti,omap3-hsmmcH ��^�mmc3MNtxrx �disabledmmu@480bd400�ti,omap2-iommuH ����mmu_isp���mmu@5d000000�ti,omap2-iommu]���mmu_iva �disabledwdt@48314000 ti,omap3-wdtH1@� �wd_timer2mcbsp@48074000ti,omap3-mcbspH@��mpu �;< �commontxrx���mcbsp1 txrx���fck �disabledtarget-module@480a0000ti,sysc-omap2ti,syscH <H @H D�revsyscsyss������ick+ �H rng@0 ti,omap2-rng �4mcbsp@49022000ti,omap3-mcbspI �I�� �mpusidetone�>?�commontxrxsidetone��mcbsp2mcbsp2_sidetone!"txrx����fckick �disabledmcbsp@49024000ti,omap3-mcbspI@�I�� �mpusidetone�YZ�commontxrxsidetone���mcbsp3mcbsp3_sidetonetxrx����fckick �disabledmcbsp@49026000ti,omap3-mcbspI`��mpu �67 �commontxrx���mcbsp4txrx���fck� �disabledmcbsp@48096000ti,omap3-mcbspH `��mpu �QR �commontxrx���mcbsp5txrx���fck �disabledsham@480c3000ti,omap3-sham�shamH 0d�1Erxtarget-module@48318000ti,sysc-omap2-timerti,syscH1�H1�H1��revsyscsyss�' ������fckick+ �H1�timer@0ti,omap3430-timer����fck�%%4�DBtarget-module@49032000ti,sysc-omap2-timerti,syscI I I �revsyscsyss�' ������fckick+ �I timer@0ti,omap3430-timer�&timer@49034000ti,omap3430-timerI@�'�timer3timer@49036000ti,omap3430-timerI`�(�timer4timer@49038000ti,omap3430-timerI��)�timer5[timer@4903a000ti,omap3430-timerI��*�timer6[timer@4903c000ti,omap3430-timerI��+�timer7[timer@4903e000ti,omap3430-timerI��,�timer8h[timer@49040000ti,omap3430-timerI�-�timer9htimer@48086000ti,omap3430-timerH`�.�timer10htimer@48088000ti,omap3430-timerH��/�timer11htarget-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@�revsyscsyss�' ������fckick+ �H0@timer@0ti,omap3430-timer�_%uusbhstll@48062000 ti,usbhs-tllH �N �usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ �usb_host_hs+�ohci@48064400ti,ohci-omap3HD�L�ehci@48064800 ti,ehci-omapHH�Mgpmc@6e000000ti,omap3430-gpmc�gpmcn��rxtx��+ �0@0�( ��nor@0,0 cfi-flash�intel,pf48f6000m0y1be+ ������ (0;0N6\�k6y������r�� �Z�.Hpartition@0bbootloader-norpartition@40000 bparams-norpartition@80000 bkernel-nor partition@280000bfilesystem-nor$�nand@1,0ti,omap2-nand  ���micron,mt29f1g08abb+hswx��$$(;$N\0ky�H�H�6partition@0 bxloader-nandpartition@80000bbootloader-nandpartition@1c0000 bparams-nand partition@280000 bkernel-nand(Ppartition@780000bfilesystem-nandx�onenand@2,0�samsung,kfm2g16q2m-deb8+ti,omap2-onenand ����TH(;N\Tky*�l�`�Npartition@0bxloader-onenandpartition@80000bbootloader-onenandpartition@c0000bparams-onenand partition@e0000bkernel-onenand partition@2e0000bfilesystem-onenand.�usb_otg_hs@480ab000ti,omap3-musbH ��\]�mcdma �usb_otg_hs��� dss@48050000 ti,omap3-dssH �disabled �dss_core���fck+�dispc@48050400ti,omap3-dispcH� �dss_dispc���fckencoder@4804fc00 ti,omap3-dsiH�H�@H� �protophypll� �disabled �dss_dsi1��� �fcksys_clk+encoder@48050800ti,omap3-rfbiH �disabled �dss_rfbi����fckickencoder@48050c00ti,omap3-vencH  �disabled �dss_venc���fckssi-controller@48058000 ti,omap3-ssi�ssi�okayH�H��sysgdd�G�gdd_mpu+� �s�� �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portH�H��txrx�CDssi-port@4805b000ti,omap3-ssi-portH�H��txrx�EFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%�$+��  >�isp@480bc000 ti,omap3-ispH ��H �|���ol��ports+bandgap@48002524H%$ti,omap34xx-bandgap���target-module@480cb000ti,sysc-omap3430-srti,sysc�smartreflex_coreH �$�sysc����fck+ �H �smartreflex@0ti,omap3-smartreflex-core�target-module@480c9000ti,sysc-omap3430-srti,sysc�smartreflex_mpu_ivaH �$�sysc����fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva�target-module@50000000ti,sysc-omap2ti,syscP�rev����fckick+ �P@opp-tableoperating-points-v2-ti-cpuo�opp1-125000000�sY@ ������������opp2-250000000�沀 �g8g8g8�����opp3-500000000��e �O�O�O������opp4-550000000� �U� �txtxtx�����opp5-600000000�#�F ��p�p�p�����opp6-720000000�*�T ��p�p�p�����thermal-zonescpu_thermal�1�?N L�tripscpu_alert\8�h�zpassive��cpu_crit\_�h� zcriticalcooling-mapsmap0s� x���������memory@80000000smemory� compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellsphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0bci3v1-supplyio-channelsio-channel-namesusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthstatus#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinslinux,mtd-namebank-widthgpmc,mux-add-datagpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenlabelti,nand-ecc-optnand-bus-widthgpmc,device-widthmultipointnum-epsram-bitsiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-device