� ��58��( ��tUheadacoustics,omap3-ha-lcdtechnexion,omap3-tao3530ti,omap3430ti,omap34xxti,omap3 +77TI OMAP3 HEAD acoustics LCD-baseboard with TAO3530 SOMchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpu���cpu�������pmu@54000000arm,cortex-a8-pmu�T���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-bus� + � pinmux@30 ti,omap3-padconfpinctrl-single�08+ 5S�pdefault ~ pinmux_hsusbb2_pins`���� � � � � � � � � � �pinmux_mmc1_pinsP� "$&��pinmux_mmc2_pins0�(*,.02��pinmux_wlan_gpio�^pinmux_uart3_pins�nAp��pinmux_i2c3_pins�����pinmux_mcspi1_pins �������pinmux_mcspi3_pins �������pinmux_mcbsp3_pins �<>@B�pinmux_twl4030_pins��A��pinmux_sound2_pins�npinmux_led_blue_pins��� pinmux_led_green_pins��� pinmux_led_red_pins��� pinmux_poweroff_pins���pinmux_powerdown_input_pins���fpga_boot0_pins ������fpga_boot1_pins �rtvx�pinmux_touchscreen_irq_pins�4pinmux_touchscreen_wake_pins��� pinmux_dss_dpi_pins������������������������������� pinmux_lte430_pins�8�pinmux_backlight_pins�:�scm_conf@270sysconsimple-bus�p0+ �p0� pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap��� pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-����clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock���h�mcbsp5_fck�ti,composite-clock��mcbsp1_mux_fck@4�ti,composite-mux-clock����mcbsp1_fck�ti,composite-clock���mcbsp2_mux_fck@4�ti,composite-mux-clock����mcbsp2_fck�ti,composite-clock��mcbsp3_mux_fck@68�ti,composite-mux-clock��h�mcbsp3_fck�ti,composite-clock��mcbsp4_mux_fck@68�ti,composite-mux-clock���h�mcbsp4_fck�ti,composite-clock��clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+ 5S�pinmux_twl4030_vpins ���target-module@480a6000ti,sysc-omap2ti,sysc�H `DH `HH `L�revsyscsyss !��ick+ �H `  .disabledaes1@0 ti,omap3-aes�P�5  :txrxtarget-module@480c5000ti,sysc-omap2ti,sysc�H PDH PHH PL�revsyscsyss !��ick+ �H P  .disabledaes2@0 ti,omap3-aes�P�5AB:txrxprm@48306000 ti,omap3-prm�H0`@� clocks+virt_16_8m_ck� fixed-clockDY�#osc_sys_ck@d40� ti,mux-clock� !"#� @�$sys_ck@1270�ti,divider-clock�$�T�p_�)sys_clkout1@d70�ti,gate-clock�$� p�dpll3_x2_ck�fixed-factor-clock�%v�dpll3_m2x2_ck�fixed-factor-clock�&v��(dpll4_x2_ck�fixed-factor-clock�'v�corex2_fck�fixed-factor-clock�(v��*wkup_l4_ick�fixed-factor-clock�)v��Ycorex2_d3_fck�fixed-factor-clock�*v���corex2_d5_fck�fixed-factor-clock�*v���clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk� fixed-clockDomap_32k_fck� fixed-clockD��Kvirt_12m_ck� fixed-clockD��virt_13m_ck� fixed-clockD�]@�virt_19200000_ck� fixed-clockD$�� virt_26000000_ck� fixed-clockD����!virt_38_4m_ck� fixed-clockDI��"dpll4_ck@d00�ti,omap3-dpll-per-clock�))� D 0�'dpll4_m2_ck@d48�ti,divider-clock�'T?� H_�+dpll4_m2x2_mul_ck�fixed-factor-clock�+v��,dpll4_m2x2_ck@d00�ti,gate-clock�,�� ��-omap_96m_alwon_fck�fixed-factor-clock�-v��4dpll3_ck@d00�ti,omap3-dpll-core-clock�))� @ 0�%dpll3_m3_ck@1140�ti,divider-clock�%�T�@_�.dpll3_m3x2_mul_ck�fixed-factor-clock�.v��/dpll3_m3x2_ck@d00�ti,gate-clock�/� � ��0emu_core_alwon_ck�fixed-factor-clock�0v��msys_altclk� fixed-clockD�9mcbsp_clks� fixed-clockD�dpll3_m2_ck@d40�ti,divider-clock�%�T� @_�&core_ck�fixed-factor-clock�&v��1dpll1_fck@940�ti,divider-clock�1�T� @_�2dpll1_ck@904�ti,omap3-dpll-clock�)2�  $ @ 4�dpll1_x2_ck�fixed-factor-clock�v��3dpll1_x2m2_ck@944�ti,divider-clock�3T� D_�Gcm_96m_fck�fixed-factor-clock�4v��5omap_96m_fck@d40� ti,mux-clock�5)�� @�Pdpll4_m3_ck@e40�ti,divider-clock�'�T �@_�6dpll4_m3x2_mul_ck�fixed-factor-clock�6v��7dpll4_m3x2_ck@d00�ti,gate-clock�7�� ��8omap_54m_fck@d40� ti,mux-clock�89�� @�Ccm_96m_d2_fck�fixed-factor-clock�5v��:omap_48m_fck@d40� ti,mux-clock�:9�� @�;omap_12m_fck�fixed-factor-clock�;v��Rdpll4_m4_ck@e40�ti,divider-clock�'T�@_�<dpll4_m4x2_mul_ck�ti,fixed-factor-clock�<����=dpll4_m4x2_ck@d00�ti,gate-clock�=�� ����dpll4_m5_ck@f40�ti,divider-clock�'T?�@_�>dpll4_m5x2_mul_ck�ti,fixed-factor-clock�>����?dpll4_m5x2_ck@d00�ti,gate-clock�?�� ���udpll4_m6_ck@1140�ti,divider-clock�'�T?�@_�@dpll4_m6x2_mul_ck�fixed-factor-clock�@v��Adpll4_m6x2_ck@d00�ti,gate-clock�A�� ��Bemu_per_alwon_ck�fixed-factor-clock�Bv��nclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock�1�� p�Dclkout2_src_mux_ck@d70�ti,composite-mux-clock�1)5C� p�Eclkout2_src_ck�ti,composite-clock�DE�Fsys_clkout2@d70�ti,divider-clock�F�T@� p�mpu_ck�fixed-factor-clock�Gv��Harm_fck@924�ti,divider-clock�H� $Temu_mpu_alwon_ck�fixed-factor-clock�Hv��ol3_ick@a40�ti,divider-clock�1T� @_�Il4_ick@a40�ti,divider-clock�I�T� @_�Jrm_ick@c40�ti,divider-clock�J�T� @_gpt10_gate_fck@a00�ti,composite-gate-clock�)� � �Lgpt10_mux_fck@a40�ti,composite-mux-clock�K)�� @�Mgpt10_fck�ti,composite-clock�LMgpt11_gate_fck@a00�ti,composite-gate-clock�)� � �Ngpt11_mux_fck@a40�ti,composite-mux-clock�K)�� @�Ogpt11_fck�ti,composite-clock�NOcore_96m_fck�fixed-factor-clock�Pv��mmchs2_fck@a00�ti,wait-gate-clock�� ���mmchs1_fck@a00�ti,wait-gate-clock�� ���i2c3_fck@a00�ti,wait-gate-clock�� ���i2c2_fck@a00�ti,wait-gate-clock�� ���i2c1_fck@a00�ti,wait-gate-clock�� ���mcbsp5_gate_fck@a00�ti,composite-gate-clock�� � �mcbsp1_gate_fck@a00�ti,composite-gate-clock�� � �core_48m_fck�fixed-factor-clock�;v��Qmcspi4_fck@a00�ti,wait-gate-clock�Q� ���mcspi3_fck@a00�ti,wait-gate-clock�Q� ���mcspi2_fck@a00�ti,wait-gate-clock�Q� ���mcspi1_fck@a00�ti,wait-gate-clock�Q� ���uart2_fck@a00�ti,wait-gate-clock�Q� ���uart1_fck@a00�ti,wait-gate-clock�Q� � ��core_12m_fck�fixed-factor-clock�Rv��Shdq_fck@a00�ti,wait-gate-clock�S� ���core_l3_ick�fixed-factor-clock�Iv��Tsdrc_ick@a10�ti,wait-gate-clock�T� ���gpmc_fck�fixed-factor-clock�Tv�core_l4_ick�fixed-factor-clock�Jv��Ummchs2_ick@a10�ti,omap3-interface-clock�U� ���mmchs1_ick@a10�ti,omap3-interface-clock�U� ���hdq_ick@a10�ti,omap3-interface-clock�U� ���mcspi4_ick@a10�ti,omap3-interface-clock�U� ���mcspi3_ick@a10�ti,omap3-interface-clock�U� ���mcspi2_ick@a10�ti,omap3-interface-clock�U� ���mcspi1_ick@a10�ti,omap3-interface-clock�U� ���i2c3_ick@a10�ti,omap3-interface-clock�U� ���i2c2_ick@a10�ti,omap3-interface-clock�U� ���i2c1_ick@a10�ti,omap3-interface-clock�U� ���uart2_ick@a10�ti,omap3-interface-clock�U� ���uart1_ick@a10�ti,omap3-interface-clock�U� � ��gpt11_ick@a10�ti,omap3-interface-clock�U� � ��gpt10_ick@a10�ti,omap3-interface-clock�U� � ��mcbsp5_ick@a10�ti,omap3-interface-clock�U� � ��mcbsp1_ick@a10�ti,omap3-interface-clock�U� � ��omapctrl_ick@a10�ti,omap3-interface-clock�U� ���dss_tv_fck@e00�ti,gate-clock�C����dss_96m_fck@e00�ti,gate-clock�P����dss2_alwon_fck@e00�ti,gate-clock�)����dummy_ck� fixed-clockDgpt1_gate_fck@c00�ti,composite-gate-clock�)�� �Vgpt1_mux_fck@c40�ti,composite-mux-clock�K)� @�Wgpt1_fck�ti,composite-clock�VW�aes2_ick@a10�ti,omap3-interface-clock�U�� �wkup_32k_fck�fixed-factor-clock�Kv��Xgpio1_dbck@c00�ti,gate-clock�X� ���sha12_ick@a10�ti,omap3-interface-clock�U� ���wdt2_fck@c00�ti,wait-gate-clock�X� ���wdt2_ick@c10�ti,omap3-interface-clock�Y� ���wdt1_ick@c10�ti,omap3-interface-clock�Y� ���gpio1_ick@c10�ti,omap3-interface-clock�Y� ���omap_32ksync_ick@c10�ti,omap3-interface-clock�Y� ���gpt12_ick@c10�ti,omap3-interface-clock�Y� ���gpt1_ick@c10�ti,omap3-interface-clock�Y� ���per_96m_fck�fixed-factor-clock�4v��per_48m_fck�fixed-factor-clock�;v��Zuart3_fck@1000�ti,wait-gate-clock�Z�� ��gpt2_gate_fck@1000�ti,composite-gate-clock�)���[gpt2_mux_fck@1040�ti,composite-mux-clock�K)�@�\gpt2_fck�ti,composite-clock�[\�gpt3_gate_fck@1000�ti,composite-gate-clock�)���]gpt3_mux_fck@1040�ti,composite-mux-clock�K)��@�^gpt3_fck�ti,composite-clock�]^gpt4_gate_fck@1000�ti,composite-gate-clock�)���_gpt4_mux_fck@1040�ti,composite-mux-clock�K)��@�`gpt4_fck�ti,composite-clock�_`gpt5_gate_fck@1000�ti,composite-gate-clock�)���agpt5_mux_fck@1040�ti,composite-mux-clock�K)��@�bgpt5_fck�ti,composite-clock�abgpt6_gate_fck@1000�ti,composite-gate-clock�)���cgpt6_mux_fck@1040�ti,composite-mux-clock�K)��@�dgpt6_fck�ti,composite-clock�cdgpt7_gate_fck@1000�ti,composite-gate-clock�)���egpt7_mux_fck@1040�ti,composite-mux-clock�K)��@�fgpt7_fck�ti,composite-clock�efgpt8_gate_fck@1000�ti,composite-gate-clock�)� ��ggpt8_mux_fck@1040�ti,composite-mux-clock�K)��@�hgpt8_fck�ti,composite-clock�ghgpt9_gate_fck@1000�ti,composite-gate-clock�)� ��igpt9_mux_fck@1040�ti,composite-mux-clock�K)��@�jgpt9_fck�ti,composite-clock�ijper_32k_alwon_fck�fixed-factor-clock�Kv��kgpio6_dbck@1000�ti,gate-clock�k����gpio5_dbck@1000�ti,gate-clock�k����gpio4_dbck@1000�ti,gate-clock�k����gpio3_dbck@1000�ti,gate-clock�k����gpio2_dbck@1000�ti,gate-clock�k�� ��wdt3_fck@1000�ti,wait-gate-clock�k�� ��per_l4_ick�fixed-factor-clock�Jv��lgpio6_ick@1010�ti,omap3-interface-clock�l����gpio5_ick@1010�ti,omap3-interface-clock�l����gpio4_ick@1010�ti,omap3-interface-clock�l����gpio3_ick@1010�ti,omap3-interface-clock�l����gpio2_ick@1010�ti,omap3-interface-clock�l�� ��wdt3_ick@1010�ti,omap3-interface-clock�l�� ��uart3_ick@1010�ti,omap3-interface-clock�l�� ��uart4_ick@1010�ti,omap3-interface-clock�l����gpt9_ick@1010�ti,omap3-interface-clock�l�� ��gpt8_ick@1010�ti,omap3-interface-clock�l�� ��gpt7_ick@1010�ti,omap3-interface-clock�l����gpt6_ick@1010�ti,omap3-interface-clock�l����gpt5_ick@1010�ti,omap3-interface-clock�l����gpt4_ick@1010�ti,omap3-interface-clock�l����gpt3_ick@1010�ti,omap3-interface-clock�l����gpt2_ick@1010�ti,omap3-interface-clock�l����mcbsp2_ick@1010�ti,omap3-interface-clock�l����mcbsp3_ick@1010�ti,omap3-interface-clock�l����mcbsp4_ick@1010�ti,omap3-interface-clock�l����mcbsp2_gate_fck@1000�ti,composite-gate-clock����mcbsp3_gate_fck@1000�ti,composite-gate-clock����mcbsp4_gate_fck@1000�ti,composite-gate-clock����emu_src_mux_ck@1140� ti,mux-clock�)mno�@�pemu_src_ck�ti,clkdm-gate-clock�p�qpclk_fck@1140�ti,divider-clock�q�T�@_pclkx2_fck@1140�ti,divider-clock�q�T�@_atclk_fck@1140�ti,divider-clock�q�T�@_traceclk_src_fck@1140� ti,mux-clock�)mno��@�rtraceclk_fck@1140�ti,divider-clock�r� T�@_secure_32k_fck� fixed-clockD��sgpt12_fck�fixed-factor-clock�sv��wdt1_fck�fixed-factor-clock�sv�security_l4_ick2�fixed-factor-clock�Jv��taes1_ick@a14�ti,omap3-interface-clock�t�� �rng_ick@a14�ti,omap3-interface-clock�t� ���sha11_ick@a14�ti,omap3-interface-clock�t� �des1_ick@a14�ti,omap3-interface-clock�t� �cam_mclk@f00�ti,gate-clock�u���cam_ick@f10�!ti,omap3-no-wait-interface-clock�J����csi2_96m_fck@f00�ti,gate-clock�����security_l3_ick�fixed-factor-clock�Iv��vpka_ick@a14�ti,omap3-interface-clock�v� �icr_ick@a10�ti,omap3-interface-clock�U� �des2_ick@a10�ti,omap3-interface-clock�U� �mspro_ick@a10�ti,omap3-interface-clock�U� �mailboxes_ick@a10�ti,omap3-interface-clock�U� �ssi_l4_ick�fixed-factor-clock�Jv��}sr1_fck@c00�ti,wait-gate-clock�)� ��sr2_fck@c00�ti,wait-gate-clock�)� ��sr_l4_ick�fixed-factor-clock�Jv�dpll2_fck@40�ti,divider-clock�1�T�@_�wdpll2_ck@4�ti,omap3-dpll-clock�)w�$@4����xdpll2_m2_ck@44�ti,divider-clock�xT�D_�yiva2_ck@0�ti,wait-gate-clock�y����modem_fck@a00�ti,omap3-interface-clock�)� ���sad2d_ick@a10�ti,omap3-interface-clock�I� ���mad2d_ick@a18�ti,omap3-interface-clock�I� ���mspro_fck@a00�ti,wait-gate-clock�� �ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock�*�� �zssi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock�*�� @$�{ssi_ssr_fck_3430es2�ti,composite-clock�z{�|ssi_sst_fck_3430es2�fixed-factor-clock�|v�� hsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock�T� ���ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock�}� ��usim_gate_fck@c00�ti,composite-gate-clock�P� � ��sys_d2_ck�fixed-factor-clock�)v��omap_96m_d2_fck�fixed-factor-clock�Pv���omap_96m_d4_fck�fixed-factor-clock�Pv���omap_96m_d8_fck�fixed-factor-clock�Pv���omap_96m_d10_fck�fixed-factor-clock�Pv� ��dpll5_m2_d4_ck�fixed-factor-clock�~v���dpll5_m2_d8_ck�fixed-factor-clock�~v���dpll5_m2_d16_ck�fixed-factor-clock�~v���dpll5_m2_d20_ck�fixed-factor-clock�~v���usim_mux_fck@c40�ti,composite-mux-clock(�)���������� @_��usim_fck�ti,composite-clock���usim_ick@c10�ti,omap3-interface-clock�Y� � ��dpll5_ck@d04�ti,omap3-dpll-clock�))�  $ L 4����dpll5_m2_ck@d50�ti,divider-clock��T� P_�~sgx_gate_fck@b00�ti,composite-gate-clock�1�� ��core_d3_ck�fixed-factor-clock�1v���core_d4_ck�fixed-factor-clock�1v���core_d6_ck�fixed-factor-clock�1v���omap_192m_alwon_fck�fixed-factor-clock�-v���core_d2_ck�fixed-factor-clock�1v���sgx_mux_fck@b40�ti,composite-mux-clock ����5����� @��sgx_fck�ti,composite-clock����sgx_ick@b10�ti,wait-gate-clock�I� ���cpefuse_fck@a08�ti,gate-clock�)� ���ts_fck@a08�ti,gate-clock�K� ���usbtll_fck@a08�ti,wait-gate-clock�~� ���usbtll_ick@a18�ti,omap3-interface-clock�U� ���mmchs3_ick@a10�ti,omap3-interface-clock�U� ���mmchs3_fck@a00�ti,wait-gate-clock�� ���dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock�������dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�J����usbhost_120m_fck@1400�ti,gate-clock�~����usbhost_48m_fck@1400�ti,dss-gate-clock�;����usbhost_ick@1410�ti,omap3-dss-interface-clock�J����clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�%dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainh���������������������������emu_clkdmti,clockdomain�qdpll4_clkdmti,clockdomain�'wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain��������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�xd2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����target-module@48320000ti,sysc-omap2ti,sysc�H2H2 �revsysc�X��fckick+ �H2counter@0ti,omap-counter32k� interrupt-controller@48200000ti,omap3-intc �H �target-module@48056000ti,sysc-omap2ti,sysc�H`H`,H`(�revsyscsyss#  !�T�ick+ �H`dma-controller@0ti,omap3430-sdmati,omap-sdma�� -8 E`�gpio@48310000ti,omap3-gpio�H1��gpio1Rdt gpio@49050000ti,omap3-gpio�I��gpio2dt gpio@49052000ti,omap3-gpio�I ��gpio3dt gpio@49054000ti,omap3-gpio�I@� �gpio4dt gpio@49056000ti,omap3-gpio�I`�!�gpio5dt �gpio@49058000ti,omap3-gpio�I��"�gpio6dt �serial@4806a000ti,omap3-uart�H� �H512:txrx�uart1D�lserial@4806c000ti,omap3-uart�H��I534:txrx�uart2D�lserial@49020000ti,omap3-uart�I�J556:txrx�uart3D�lpdefault~�i2c@48070000 ti,omap3-i2c�H��85:txrx+�i2c1D'�@twl@48�H�  ti,twl4030 pdefault~��audioti,twl4030-audiocodecrtcti,twl4030-rtc� bciti,twl4030-bci� ���� �vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 �vdd_ehci�w@�w@�regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� �regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0���regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5��regulator-vusb1v8ti,twl4030-vusb1v8��regulator-vusb3v1ti,twl4030-vusb3v1��regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@�regulator-vsimti,twl4030-vsim�w@�-����gpioti,twl4030-gpiodt �������twl4030-usbti,twl4030-usb� ����!*� pwmti,twl4030-pwm5pwmledti,twl4030-pwmled5pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad�@Pmadcti,twl4030-madc�c��i2c@48072000 ti,omap3-i2c�H ��95:txrx+�i2c2 .disabledi2c@48060000 ti,omap3-i2c�H��=5:txrx+�i2c3D��pdefault~�mailbox@48094000ti,omap3-mailbox�mailbox�H @�u��dsp � �spi@48098000ti,omap2-mcspi�H ��A+�mcspi1�@5#$%&'()* :tx0rx0tx1rx1tx2rx2tx3rx3pdefault~�spidev@0spidev��l��spi@4809a000ti,omap2-mcspi�H ��B+�mcspi2� 5+,-.:tx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H ��[+�mcspi3� 5:tx0rx0tx1rx1pdefault~�spidev@0spidev��l��spi@480ba000ti,omap2-mcspi�H ��0+�mcspi4�5FG:tx0rx01w@480b2000 ti,omap3-1w�H �:�hdq1wmmc@4809c000ti,omap3-hsmmc�H ��S�mmc1�5=>:txrx��pdefault~��� � � mmc@480b4000ti,omap3-hsmmc�H @�V�mmc25/0:txrxpdefault~���* 8mmc@480ad000ti,omap3-hsmmc�H ��^�mmc35MN:txrx .disabledmmu@480bd400Kti,omap2-iommu�H ����mmu_ispX�mmu@5d000000Kti,omap2-iommu�]���mmu_iva .disabledwdt@48314000 ti,omap3-wdt�H1@� �wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@��mpu �;< hcommontxrxx��mcbsp15 :txrx���fck .disabledtarget-module@480a0000ti,sysc-omap2ti,sysc�H <H @H D�revsyscsyss!���ick+ �H rng@0 ti,omap2-rng� �4mcbsp@49022000ti,omap3-mcbsp�I �I�� �mpusidetone�>?hcommontxrxsidetonex�mcbsp2mcbsp2_sidetone5!":txrx���fckick.okay�mcbsp@49024000ti,omap3-mcbsp�I@�I�� �mpusidetone�YZhcommontxrxsidetonex��mcbsp3mcbsp3_sidetone5:txrx���fckick.okaypdefault~mcbsp@49026000ti,omap3-mcbsp�I`��mpu �67 hcommontxrxx��mcbsp45:txrx��fck� .disabledmcbsp@48096000ti,omap3-mcbsp�H `��mpu �QR hcommontxrxx��mcbsp55:txrx��fck .disabledsham@480c3000ti,omap3-sham�sham�H 0d�15E:rx .disabledtarget-module@48318000ti,sysc-omap2-timerti,sysc�H1�H1�H1��revsyscsyss' !���fckick+ �H1���timer@0ti,omap3430-timer����fck�%���Ktarget-module@49032000ti,sysc-omap2-timerti,sysc�I I I �revsyscsyss' !���fckick+ �I timer@0ti,omap3430-timer��&timer@49034000ti,omap3430-timer�I@�'�timer3timer@49036000ti,omap3430-timer�I`�(�timer4timer@49038000ti,omap3430-timer�I��)�timer5�timer@4903a000ti,omap3430-timer�I��*�timer6�timer@4903c000ti,omap3430-timer�I��+�timer7�timer@4903e000ti,omap3430-timer�I��,�timer8��timer@49040000ti,omap3430-timer�I�-�timer9�timer@48086000ti,omap3430-timer�H`�.�timer10�timer@48088000ti,omap3430-timer�H��/�timer11�target-module@48304000ti,sysc-omap2-timerti,sysc�H0@H0@H0@�revsyscsyss' !���fckick+ �H0@timer@0ti,omap3430-timer��_�usbhstll@48062000 ti,usbhs-tll�H �N �usb_tll_hsusbhshost@48064000ti,usbhs-host�H@ �usb_host_hs+� ehci-phyohci@48064400ti,ohci-omap3�HD�L"ehci@48064800 ti,ehci-omap�HH�M:gpmc@6e000000ti,omap3430-gpmc�gpmc�n��5:rxtx?K+ dt�0� nand@0,0ti,omap2-nand �  �]l~sw��$�$���$�0 /H@HQ6`+x-loader@0 rX-Loader�bootloaders@80000rU-Boot�bootloaders_env@260000 rU-Boot Env�&kernel@280000rKernel�(@filesystem@680000 rFile System�h�usb_otg_hs@480ab000ti,omap3-musb�H ��\]hmcdma �usb_otg_hsx�� �� :  �usb2-phy%�2dss@48050000 ti,omap3-dss�H.okay �dss_core���fck+�pdefault~ dispc@48050400ti,omap3-dispc�H� �dss_dispc���fckencoder@4804fc00 ti,omap3-dsi�H�H�@H� �protophypll� .disabled �dss_dsi1��� �fcksys_clk+encoder@48050800ti,omap3-rfbi�H .disabled �dss_rfbi����fckickencoder@48050c00ti,omap3-venc�H  .disabled �dss_venc���fckportendpoint� ��ssi-controller@48058000 ti,omap3-ssi�ssi.okay�H�H��sysgdd�Ghgdd_mpu+� �|  �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H�H��txrx�CDssi-port@4805b000ti,omap3-ssi-port�H�H��txrx�EFpinmux@480025d8 ti,omap3-padconfpinctrl-single�H%�$+ 5S�isp@480bc000 ti,omap3-isp�H ��H �|��� l��ports+bandgap@48002524�H%$ti,omap34xx-bandgap��target-module@480cb000ti,sysc-omap3430-srti,sysc�smartreflex_core�H �$�sysc��fck+ �H �smartreflex@0ti,omap3-smartreflex-core��target-module@480c9000ti,sysc-omap3430-srti,sysc�smartreflex_mpu_iva�H �$�sysc��fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva��target-module@50000000ti,sysc-omap2ti,sysc�P�rev���fckick+ �P@opp-tableoperating-points-v2-ti-cpu� �opp1-125000000�sY@ ����������opp2-250000000�沀 g8g8g8����%opp3-500000000��e O�O�O�����opp4-550000000� �U� txtxtx����opp5-600000000�#�F �p�p�p����opp6-720000000�*�T �p�p�p����1thermal-zonescpu_thermal<�R�`N mtripscpu_alert}8����passive�cpu_crit}_��� �criticalcooling-mapsmap0� ���������memory@80000000|memory��hsusb2_power_regregulator-fixed �hsusb2_vbus�2Z��2Z� ���p�hsusb2_phyusb-nop-xceiv ��*�soundti,omap-twl4030 �omap3beagle�regulator-mmc2-sdio-poweronregulator-fixed�regulator-mmc2-sdio-poweron�0��0� ��'��gpio_poweroffpdefault~gpio-poweroff display panel-dpirlcdpdefault~ � portendpoint�� panel-timingD��P� �� ( V  ' 3  @ J W d nbacklightgpio-backlightpdefault~   ~ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskstatusdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyspi-cphati,dual-voltpbias-supplyvmmc-supplyvqmmc-supplycd-gpiosbus-widthnon-removablecap-power-off-card#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicegpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbspenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activedefault-on